IEEE

A Scalable and Write-Optimized Disaggregated B+-Tree With Adaptive Cache Assistance

Abstract: Disaggregated memory (DM) architecture separates CPU and DRAM into computing/memory resource pools and interconnects them with high-speed networks. Storage systems on DM locate data by ...